| Job Location | Hyderabad, Pakistan |
| Education | Not Mentioned |
| Salary | Not Mentioned |
| Industry | Other Business Support Services |
| Functional Area | Not Mentioned |
Job Details:As a part of the PDK validation team, candidate will work on ASIC block implementation and timing closure of chosen test blocks for PDK validation on both Synopsys and Cadence flows, on specific Intel process technologies. Flows (Synthesis, APR, Timing, LV and RV) have to be evaluated on set QoR criteria and cross EDA flow benchmarking needs to be done and the results need to be published in a standard format for each kit. In Integration QA, a mini-full chip die needs to be assembled using the above ASIC blocks, memories, IOs and QoR published. Should be able to technically guide a team of 4-5 team members and review their work. Ability to help debug complex design and flow issues is needed. Timely reporting and tracking of issues to full resolution is a core part of the job.Qualifications:BTech/BE/MTech/ME/MSc in Electronics/Computer science with 8 yrs Industry experience in ASIC design implementations and timing closure.Hands-on experience with Place and Route tools, Timing tools, Floor planning, IR Drop and Physical verification. Should have good understanding of Verilog/VHDL, exposure to low power techniques and PPA analysis. Knowledge of tcl and perl scripting is a plus. Strong organization, presentation and communication skills within an international environment. Good in stakeholder management and should be detailed oriented.Job Type:Experienced HireShift:Shift 1 (India)Primary Location: India, HyderabadAdditional Locations:Business group:As the worlds largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in theTechnology Development and Manufacturing Groupare part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore?s Law to bring smart, connected devices to every person on Earth.Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/AWork Model for this RoleThis role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.
Keyskills :
© 2023 HireeJobsGulf All Rights Reserved
